

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problems Mailbox.**

AMENDMENTS TO THE DRAWINGS

The attached sheets of annotated drawings specifies the changes to Figures 2-4 and 31. In Figure 2, the previously unidentified Additional Sensors has been identified with Reference Number 200C. Figure 3 now identifies the previously unidentified I/O and Digital Processing Circuitry. Figure 4 now identifies previously unidentified Sinc1 and Sinc2 and Figure 31 more correctly identifies the Data Path. All changes have been highlighted for the Examiners convenience.

Applicants concurrently submit formal drawings directly to Mail Stop PG PUB DRAWINGS to replace the existing drawings for this application. Applicants believe these changes will put the drawings in conformance with the specification. Attached is a copy of the submission of the formal drawings for the examiner's convenience.

No new matter has been added, Figures 2, 3, 4 and 31 have been merely amended to more particularly point out and distinctly illustrate the subject matter Applicants believe is inventive.

Attachment: Replacement Sheets

Annotated Sheets Showing Changes




FIG. 2




FIG. 3





FIG. 4






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6


• FIFTH ORDER DECIMATE BY 8:

$$H(z) = \left(\frac{1-z^{-8}}{1-z^{-1}} \right)^5$$

• 36 TAP FIR FILTER. HALF OF THE (SYMMETRIC) COEFFICIENTS

$h_0 = 1$	$h_1 = 5$	$h_2 = 15$	$h_3 = 35$	$h_4 = 70$	$h_5 = 126$	$h_6 = 210$	$h_7 = 330$	$h_8 = 490$
$h_9 = 690$	$h_{10} = 926$	$h_{11} = 1190$	$h_{12} = 1470$	$h_{13} = 1750$	$h_{14} = 2010$	$h_{15} = 2226$	$h_{16} = 2380$	$h_{17} = 2460$

FIG. 7



$$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}} \right)^6$$

IMPULSE RESPONSE:

$$y[n] = x[n] + 6 \cdot x[n-1] + 15 \cdot x[n-2] + 20 \cdot x[n-3] + 15 \cdot x[n-4] + 6 \cdot x[n-5] + x[n-6]$$

FIG. 9

6/32





FIG. 10

FILTER NAME	SYSTEM FUNCTION	IMPULSE RESPONSE (FILTER COEFFICIENTS)
Sinc2(a) Sinc2(b)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}} \right)^4$	$h[n] = [1 \ 4 \ 6 \ 4 \ 1]$
Sinc2(c)	$H(z) = \left(\frac{1-z^{-3}}{1-z^{-1}} \right)^4$	$h[n] = [1 \ 4 \ 10 \ 16 \ 19 \ 16 \ 10 \ 4 \ 1]$
Sinc2(d)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}} \right)^5$	$h[n] = [1 \ 5 \ 10 \ 10 \ 5 \ 1]$
Sinc2(e)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}} \right)^6$	$h[n] = [1 \ 6 \ 15 \ 20 \ 15 \ 6 \ 1]$

FIG. 11

Sinc2(a) and Sinc2(b):

$$\begin{aligned} y[n] &= x[n] + 4x[n-1] + 6x[n-2] + 4x[n-3] + x[n-4] \\ &= x[n] + 4x[n-1] + 4x[n-2] + 2x[n-2] + 4x[n-3] + x[n-4] \end{aligned}$$



Sinc2(a) and Sinc2(b):




FIG. 14A




FIG. 14B

Sinc2(d):




FIG. 15A




FIG. 15B

FIG. 13A


$$\left\{ \begin{array}{l} \text{Sinc2(c):} \\ y[n] = x[n] + 4x[n-1] + 10x[n-2] + 16x[n-3] + 19x[n-4] + 16x[n-5] + 10x[n-6] + 4x[n-7] + x[n-8] \\ \quad = x[n] + 4x[n-1] + [8x[n-2] + 2x[n-2]] + 16x[n-3] + [16x[n-4] + 2x[n-4] + x[n-4]] \\ \quad \quad + 16x[n-5] + [8x[n-6] + 2x[n-6]] + 4x[n-7] + x[n-8] \end{array} \right.$$

FIG. 13B

$$\left\{ \begin{array}{l} \text{Sinc2(d):} \\ y[n] = x[n] + 5x[n-1] + 10x[n-2] + 10x[n-3] + 5x[n-4] + x[n-5] \\ \quad = x[n] + [4x[n-1] + x[n-1]] + [8x[n-2] + 2x[n-2]] + [8x[n-3] + 2x[n-3]] + [4x[n-4] + x[n-4]] \end{array} \right.$$

FIG. 13C

$$\left\{ \begin{array}{l} \text{Sinc2(e):} \\ y[n] = x[n] + 6x[n-1] + 15x[n-2] + 20x[n-3] + 15x[n-4] + 6x[n-5] + x[n-6] \\ \quad = x[n] + [4x[n-1] + 2x[n-1]] + [16x[n-2] - x[n-2]] + [16x[n-3] + 4x[n-3]] \\ \quad \quad + [16x[n-4] - x[n-4]] + [4x[n-5] + 2x[n-5]] + x[n-6] \end{array} \right.$$



Sinc2(e):




FIG. 17A




FIG. 17B




FIG. 19A




FIG. 19B

FIG. 18A { CLK64 

FIG. 18B { 2aA(2) 

FIG. 18C { 2aO(4) 

FIG. 18D { 2bA(2) 

FIG. 18E { 2bO(4) 

FIG. 18F { 2dA(5) 

FIG. 18G { 2dO(5) 

FIG. 18H { 2eA(6) 

FIG. 18I { 2eO(6) 




FIG. 20A




FIG. 20B

PROGRAMMING PROCEDURE:

1. SELECT DECIMATION RATE.
2. SELECT REQUIRED MINI-SINCS AND ASSOCIATED ACCUMULATE AND OUTPUT SUBROUTINES.
3. SEPARATE COEFFICIENTS INTO FORM SUITABLE FOR SHIFT-ADD OPERATIONS.
4. CHECK FOR OVERFLOW AFTER EACH ADDITION IN THE FILTER.
5. PERFORM NECESSARY TRUNCATION TO 24 BITS AND SCALING OF SUBSEQUENT COEFFICIENTS IN MINI-SINCS.
6. TIME MULTIPLEX ACCUMULATE AND OUTPUT SUBROUTINES SO THAT A MAXIMUM OF 8 ADDITIONS/SUBTRACTIONS ARE PERFORMED FOR EACH INPUT FROM SINC1.
7. CREATE CODE FOR RAM2 (ACCUMULATE AND OUTPUT SUBROUTINES) IN THE FORM: [Coeff 1] [Src 1] [Src 2] [Dest] [Coeff2] [Done Subroutine]
8. CREATE CODE FOR RAM1 (MAIN CONTROL CODE)
[Line #] [Wait for new data] [Done program]

FIG. 21









FIG. 22








FIG. 27




FIG. 28




FIG. 29




FIG. 30A



19/32




FIG. 30B

FIG. 30C-1

— WIRE

FIG. 30C-2

$\frac{24}{/}$ 24 WIRES

FIG. 30C-3

REGISTER

FIG. 30C-4

MULTIPLEXER

FIG. 30C-5

TRISTATE BUFFER

FIG. 30C-6

INVERTER

FIG. 30C-7

EXCLUSIVE OR GATE

FIG. 30C-8



ADDER

FIG. 30C-9

MULTIPLIER

FIG. 30C-10

RIGHT SHIFTER






FIG. 30F-1

STATE	ACTIONS DURING STATE		
S0	$D_0(D4_k) = D_4(D4_{k-1}) + D_3(D3_{k-1})$	CLEAR SUM	LOAD DIN_k
S1	$D_0(D3_k) = D_4(D3_{k-1}) + D_3(D2_{k-1})$	$SUM_k += D_0(D4_k) \gg \text{Shift4}$	
S2	$D_0(D2_k) = D_4(D2_{k-1}) + D_3(D1_{k-1})$	$SUM_k += D_0(D3_k) \gg \text{Shift3}$	
S3	$D_0(D1_k) = D_4(D1_{k-1}) + D_3(R_{k-1})$	$SUM_k += D_0(D2_k) \gg \text{Shift2}$	
S4		$SUM_k += D_0(D1_k) \gg \text{Shift1}$	
S5	$D_0(R_k) = DIN_k +/- VREF$		

FIG. 30F-2




FIG. 30G-1




FIG. 30H-1



ACTIONS DURING STATE				
STATE	CLEAR SUM	CLEAR C	CLEAR B	CLEAR A
S0				
S1				LOAD A < Mem(D4 _k)
S2			SHIFT B < A(D4 _k)	LOAD A < Mem(D3 _k)
S3	SUM _k + = B(D4 _k) > > Shift4	C = B(D4 _k) + A(D3 _k)	SHIFT B < A(D3 _k)	LOAD A < Mem(D2 _k)
S4				STORE C > Mem(D4 _{k+1})
S5	SUM _k + = B(D3 _k) > > Shift3	C = B(D3 _k) + A(D2 _k)	SHIFT B < A(D2 _k)	LOAD A < Mem(D1 _k)
S6				STORE C > Mem(D3 _{k+1})
S7	SUM _k + = B(D2 _k) > > Shift2	C = B(D2 _k) + A(D1 _k)	SHIFT B < A(D1 _k)	LOAD A < Mem(DIN _k)
S8				STORE C > Mem(D2 _{k+1})
S9	SUM _k + = B(D1 _k) > > Shift1	C = B(D1 _k) + A(DIN _k)	SHIFT B < A(DIN _k)	LOAD A < Mem(VREF)
S10			SHIFT B < A(VREF)	LOADREG A < C(TEMP)
S11		C = +/- B(VREF) + A(TEMP)		
S12				STORE C > Mem(D1 _{k+1})

FIG. 30G-2



24/32

STATE	ACTIONS DURING STATE			
	CLEAR SUM	LOAD C < D4 _k		LOAD DIN _k
S0				
S1	SUM _k + = C(D4 _k) > > Shift4	LOAD C < D3 _k	D4 _{k+1} = C(D4 _k) + D3 _k	
S2	SUM _k + = C(D3 _k) > > Shift3	LOAD C < D2 _k	D3 _{k+1} = C(D3 _k) + D2 _k	
S3	SUM _k + = C(D2 _k) > > Shift2	LOAD C < D1 _k	D2 _{k+1} = C(D2 _k) + D1 _k	
S4	SUM _k + = C(D1 _k) > > Shift1	C(TEMP) = C(D1 _k) + DIN _k		
S5			D1 _{k+1} = C(TEMP) +/- VREF	

FIG. 30H-2




FIG. 31




FIG. 32

P	Feedforward	INTEGRATION	TEMP	DIN	SUM	SUMSIGN	TEMP	S BUS	I BUS	WRITE I
0	$SUM_k = D4_k > > 11$ + $D4_k > > 9$ + $D4_k > > 7$	$D4_{k+1} = D4_k + D3_k$		LOAD DIN _k	WRITE			+D4>>7 +D4>>9 +D4>>11	+D3	D4
1	$SUM_k = SUM_k$ + $D3_k > > 8$ + $D3_k > > 5$ + $D3_k > > 4$	$D3_{k+1} = D3_k + D2_k$			ACC./ WRITE			+D3>>4 +D3>>5 +D3>>8	+D2	D3
2	$SUM_k = SUM_k$ + $D2_k > > 1$ = $D2_k > > 7$ = $D2_k > > 4$	$D2_{k+1} = D2_k + D1_k$			ACC./ WRITE			-D2>>4 +D2>>1 -D2>>7	+D1	D2
3	$SUM_k = SUM_k$ + $D1_k$	$D1_{k+1} = D1_k + DIN_k$			ACC./ WRITE	WRITE		+D1 +D1 -D1	+DIN	D1
4		$D1_{k+1} = D1_{k+1} + /- VREF$							+FB	D1
5										
6										
7										

FIG. 33




FIG. 35A



30/32

dout_dly0	DATA OUTPUT BIT, 0 DELAY
dout	DATA OUTPUT BIT, 0-63 CLOCK DELAY
delay[5:0]	HOW MANY CLOCKS (0-63) TO DELAY OUTPUT DATA dout_dly0
delay[5:4]	SELECTS SEGMENT INTO WHICH TO DIRECT dout_dly0
delay[3:0]	SELECTS WHERE TO TAP SEGMENT D TO GET dout

FIG. 35B




FIG. 37




FIG. 36A



FIG. 36B

